Linear LTC2500-32 32位过取样ADC解决方案

关键词:工业仪表自动测试(ATE) LTC2500-32

时间:2017-6-12 13:10:42      来源:中电网

Linear公司的LTC2500-32是带可配置数字滤波器的 32位过取样ADC,具有低噪音低功耗和高性能等特性,工作电压2.5V,差分全输入范围±VREF,而VREF从2.5V到5.1V.器件具有±0.5ppm INL (典型),1Msps时的SNR为104dB,61sps时的动态范围148dB,保证32位不丢失码.主要用在地震学,能源勘探,自动测试(ATE)和高精度仪表.本文介绍了LTC2500-32主要特性,框图,应用电路图和演示板DC2390A主要特性,电路图,材料清单和PCB装配文件图.

Linear公司的LTC2500-32是带可配置数字滤波器的 32位过取样ADC,具有低噪音低功耗和高性能等特性,工作电压2.5V,差分全输入范围±VREF,而VREF从2.5V到5.1V.器件具有±0.5ppm INL (典型),1Msps时的SNR为104dB,61sps时的动态范围148dB,保证32位不丢失码.主要用在地震学,能源勘探,自动测试(ATE)和高精度仪表.本文介绍了LTC2500-32主要特性,框图,应用电路图和演示板DC2390A主要特性,电路图,材料清单和PCB装配文件图.
The LTCR2500-32 is a low noise, low power, high performance32-bit ADC with an integrated configurable digitalfilter. Operating from a single 2.5V supply, the LTC2500-32 features a fully differential input range up to ±VREF,withVREF ranging from 2.5V to 5.1V. The LTC2500-32 supportsa wide common mode range from 0V to VREF simplifyinganalog signal conditioning requirements.
The LTC2500-32 simultaneously provides two outputcodes: (1) a 32-bit digitally filtered high precision lownoise code, and (2) a 32-bit no latency composite code.
The configurable digital filter reduces measurement noiseby lowpass filtering and down-sampling the stream of datafrom the SAR ADC core, giving the 32-bit filtered output code. The 32-bit composite code consists of an overrangedetection bit, a 24-bit code representing the differentialinput voltage and a 7-bit code representing the commonmode input voltage. The 32-bit composite code is availableeach conversion cycle, with no cycle of latency.
The digital filter is highly configurable through the SPIcompatibleinterface and features many distinct filter typesthat suit a variety of applications. The digital lowpass filterrelaxes the requirements for analog anti-aliasing. MultipleLTC2500-32 devices can be easily synchronized usingthe SYNC pin.
LTC2500-32主要特性:
±0.5ppm INL (Typ)
104dB SNR (Typ) at 1Msps
148dB Dynamic Range (Typ) at 61sps
Guaranteed 32-Bits No Missing Codes
Configurable Digital Filter with Synchronization
Relaxed Anti-Aliasing Filter Requirements
Dual Output 32-Bit SAR ADC
32-Bit Digitally Fi...

猜你喜欢

  • 主 题:Murata 与 NXP 人形机器人的可靠硬件与智能决策 —— 从无线通信/电源到运动控制
  • 时 间:2026年6月4日
  • 公 司:Arrow&NXP&murata
  • 主 题:GMSL 高速串行链路:赋能人形机器人与多传感器视觉系统的下一代连接方案
  • 时 间:2026年6月9日
  • 公 司:ADI
  • 主 题:人形机器人中的电源供应方案介绍
  • 时 间:2026年6月15日
  • 公 司:Texas Instruments
  • 主 题:SAR ADC驱动技术:原理、优势与应用详解
  • 时 间:2026年6月16日
  • 公 司:ADI&DigiKey
Baidu
map